

Amplifier gain $\propto \sqrt{I_D}$
 Power consumpt $(V_{DD} - V_{SS}) \times I_D$
 V_{DS} : Output swing
 Peak-to-peak

Goal: $I_D = 0.4 mA, V_D = 0.5V$

$$I_D = \frac{1}{2} k_n V_{ov}^2 = 0.4 mA = (1.6 mA/V^2) \cdot V_{ov}^2$$

$$V_{ov}^2 = \frac{1}{4} \Rightarrow V_{ov} = \frac{1}{2} = 0.5V = V_{GS} - V_{t,n}$$

$$\Rightarrow V_{GS} = 0.5 + 0.7 = 1.2V = V_g - V_s$$

$$\Rightarrow V_s = -1.2V$$



$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{(2.5 - 0.5)V}{0.4 mA} = 5 k\Omega$$

$$R_s = \frac{V_s - V_{SS}}{I_D} = \frac{(-1.2 - (-2.5))V}{0.4 mA} = \frac{1.3}{0.4} = 3.25 k\Omega$$

$$V_{DS} = V_D - V_s = 0.5 - (-1.2) = 1.7V > V_{ov} = 0.5V$$

Assumption is valid $\#$

Example Circuit (2)



(b)

The resistor divider is a common bias circuit.

To solve the DC bias condition, it means to solve

$$I_D, V_{DS}, V_{GS}$$

The NMOS has $V_{tn} = 1\text{V}$, $k_n = \mu_n C_{ox} \frac{W}{L} = 1\text{mA/V}^2$

$$\text{First, solve } V_G = V_{DD} \frac{R_{G2}}{R_{G1} + R_{G2}} = 10 \frac{5}{5+5} = 5\text{V}$$

$$V_{GS} = 5 - I_D R_S = 5 - 6I_D \quad (\text{with } I_D \text{ in mA})$$

Next, assume the transistor is in saturation:

$$I_D = \frac{1}{2} k_n v_{OV}^2 = 0.5(V_{GS} - V_{tn})^2 = 0.5(5 - 6I_D - 1)^2$$

$$18I_D^2 - 25I_D + 8 = 0 \rightarrow I_D = 0.89\text{mA or } 0.5\text{mA}$$


If $I_D = 0.89\text{mA}$, $V_{GS} = -0.34\text{V}$, NMOS will be cut-off
 \rightarrow not a physical solution.

If $I_D = 0.5\text{mA}$, $V_{GS} = 2\text{V}$, $V_{OV} = 2 - 1 = 1\text{V}$

$$V_{DS} = V_{DD} - I_D(R_D + R_S) = 10 - 6 = 4\text{V} > V_{OV}$$

Saturation assumption verified !

As a design problem



$$V_{ov} = V_{GS} - V_{t,n}$$

$$V_{GS} = V_{ov} + V_{t,n}$$

$$\text{NMOS}, V_{t,n} = 1V, k_n = 1 \text{ mA/V}^2$$

Design goal $I_D = 0.5 \text{ mA}$

Assume M_1 is saturation

$$I_D = \frac{1}{2} k_n V_{ov}^2 = 0.5 \text{ mA} \leftarrow \frac{1 \text{ mA/V}^2}{}$$

$$V_{ov}^2 = 1 \Rightarrow V_{ov} = 1V$$

$$V_{GS} = V_{ov} + V_{t,n} = 1 + 1 = 2V$$

Design rule of thumb:
 $\approx 1/3$ voltage drop to each element

$$V_{DS} = 3V \rightarrow V_{ov} = 1V$$

verify M_1 is indeed in saturation

$$R_D = \frac{4V}{0.5 \text{ mA}} = 8 \text{ k}\Omega$$

$$R_S = \frac{3V}{0.5 \text{ mA}} = 6 \text{ k}\Omega$$


$$V_G = 3 + 2 = 5V$$

$$R_{G1} = R_{G2}, V_G = \frac{R_{G2} V_{DD}}{R_{G1} + R_{G2}} = 5V \quad \checkmark$$

What do we choose $R_{G1} = R_{G2} = ?$


⊖ choose large R_G to minimize power consumption

⊖ e.g. $R_{G1} = R_{G2} = 1 \text{ M}\Omega$ or $10 \text{ M}\Omega$





RC time

\Rightarrow Bandwidth





PMOS I-V Curves




Right Side Up!

$$I_{SD} = |I_{DS}|$$



$$\underline{V_{SD}} = |V_{DS}|$$

PMOS I-V Equations



Triode Region:


$$i_D = \mu_p C_{ox} \frac{W}{L} \left(|v_{OV}| |v_{DS}| - \frac{1}{2} v_{DS}^2 \right)$$

$$v_{OV} = |v_{SG}| - |V_{tp}|$$

Use same equation as NMOS but add absolute sign on all voltages since most voltages are negative:

$$V_{tp} < 0, v_{DS} < 0, v_{GS} < 0$$

So either use v_{SD} or $|v_{DS}|$




Saturation Region:

$$i_D = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L} \right) (|v_{GS}| - |V_{tp}|)^2$$

$$= \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L} \right) v_{OV}^2$$

$$\frac{k_p}{2}$$

Example Circuit (3)



Design Problem:

Design the circuit such that $I_D = 0.5\text{ mA}$ and $V_D = 3\text{ V}$.

PMOS has $V_{tp} = -1\text{ V}$, $\mu_p C_{ox}(W/L) = 1\text{ mA/V}^2$.

Also find the maximum R_D for PMOS to remain in Saturation

Solution:

$$I_D = \frac{1}{2} k_p V_{ov}^2 = 0.5\text{ mA} \rightarrow |V_{ov}| = 1\text{ V}$$


$$|V_{GS}| = |V_{tp}| + |V_{ov}| = 1 + 1 = 2\text{ V}$$

$$V_s = 5\text{ V} \rightarrow V_g = 3\text{ V}$$

We can choose $R_{G1} = 2M\Omega$ and $R_{G2} = 3M\Omega$

$$\text{Saturation: } V_D \leq 5 - |V_{ov}| = 4\text{ V}$$

$$R_{D,\max} = \frac{V_{D,\max}}{I_D} = \frac{4}{0.5} = 8k\Omega$$



Design example

PMOS: $V_{tp} = -1V$, $k_p = 1 \text{ mA/V}^2$

Design goal $I_D = 0.5 \text{ mA}$

M_1 in saturation

$$I_D = \frac{1}{2} k_p V_{ov}^2 = 0.5 \text{ mA}$$

\uparrow
 1 mA/V^2

$$\Rightarrow V_{ov}^2 = 1 \text{ V} \Rightarrow |V_{ov}| = 1 \text{ V}$$

$$|V_{gs}| = |V_{ov}| + |V_{t,p}| = 1 + 1 = 2 \text{ V}$$

$$\text{Choose } V_D = \frac{1}{2} V_{DD} = 2.5 \text{ V}$$

$$\Rightarrow |V_{os}| = |V_{DD} - V_D| = 2.5 \text{ V} > |V_{ov}| \quad \checkmark$$

M_1 indeed in saturation

Consider channel length modulation

$$\frac{1}{2} k_p V_{ov}^2 (1 + \lambda |V_{ps}|) = 0.5 \text{ mA}$$

\Rightarrow Solving Bias (DC)
Problem by hand,
Ignore λ

R_{G1}, R_{G2} ,

$$\text{choose } R_{G1} = 2 \text{ M}\Omega, R_{G2} = 3 \text{ M}\Omega$$

$$V_G = V_{DD} - \frac{R_{G2}}{R_{G1} + R_{G2}} = 3 \text{ V}$$


Finite Output Resistance due to Channel Length Modulation


When $v_{DS} = v_{OV}$, the channel pinch off near the Drain. With further increase in v_{DS} , the pinch off point moves slowly towards the source, effectively reducing the channel length from L to $L - \Delta L$ (this is called "channel length modulation"):

$$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L - \Delta L} (v_{GS} - V_{tn})^2$$

The continual increase of i_D with v_{DS} is modeled by


$$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_{tn})^2 (1 + \lambda v_{DS})$$





$$I_D = \frac{1}{2} \mu n C_{ox} \left(\frac{W}{L} \right) \cdot V_{ov}^2 \quad \text{indep of } V_{DS}$$

Channel length modulation



$$I_D = \frac{1}{2} \mu n C_{ox} \left(\frac{W}{L - \Delta L} \right) \cdot V_{ov}^2 = \frac{1}{2} \mu n C_{ox} \left(\frac{W}{L} \right) V_{ov}^2 \cdot \left(\frac{1}{1 - \frac{\Delta L}{L}} \right)$$

$$\frac{\Delta L}{L} \ll 1 \quad \left(1 - \frac{\Delta L}{L}\right)^{-1} \approx 1 + \frac{\Delta L}{L} = \lambda V_{DS}$$

$$\frac{1}{1 - \epsilon} \approx 1 + \epsilon$$

Consider channel length modulation

$$I_D = \frac{1}{2} \mu n C_{ox} \left(\frac{W}{L} \right) \cdot V_{ov}^2 \underbrace{\left(1 + \lambda V_{DS} \right)}$$

Output Resistance of MOSFET

$$i_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_{tn})^2 (1 + \lambda v_{DS})$$



$$r_o = \left(\frac{\partial v_{DS}}{\partial i_D} \right)_{v_{GS}=V_{GS}} = \left(\frac{\partial i_D}{\partial v_{DS}} \right)^{-1}_{v_{GS}=V_{GS}} = \frac{1}{\lambda \left(\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{tn})^2 \right)} \approx \frac{1}{\lambda I_D}$$

$r_o = \frac{1}{\lambda I_D}$ where $I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{tn})^2$ is the DC bias current at Drain.

$$r_o = \frac{\Delta v_{DS}}{\Delta i_{DS}} = \frac{1}{\frac{\partial i_D}{\partial v_{DS}}}$$

$$= \frac{1}{\left(\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) v_{DS}^2 \right) \lambda} = \frac{1}{\lambda I_D}$$

$$-V_A = -1/\lambda$$



Ignore λ
($\lambda=0$)
 $r_o = \frac{1}{\lambda I_D} \rightarrow \infty$

Fine for DC
For AC
consider λ

To find V_A

$$I_D = 0 = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) V_D^2 \left[1 + \lambda (-V_A) \right]$$

$$\Rightarrow 1 - \lambda V_A = 0 \Rightarrow V_A = \frac{1}{\lambda} \quad (\text{"Early" Voltage})$$

$$\lambda: [V^{-1}]$$

↑
Name derive from
BJT terminology